Implementation of a filter with post-filtering decision-making on microprocessor architectures with vector extension to ensure performance indicators of forensic examination
Abstract
The study results of the means of maintenance of efficiency indicators of image forensic examination, including digital images, are shown. The analysis of the main tasks faced by image examination and methods of their solution is carried out. The main problem of such studies consists in insufficient automation of image processing process during the examination. The object of the study is the process of image filtering, the subject of the study is filters that are used in image processing. As a result of the analysis of implementations of noise detectors it is established that they are computationally complex. And the hardware costs of implementing the algorithm on modern microprocessors and programmable integrated circuits can significantly limit the use of such algorithms in applications that require real-time processing. The purpose of the article is to build a high-speed implementation of the filter with post-filtering decision-making on modern processor architectures. The results of the analysis of the possibility of using vector instructions of modern processor architectures are presented, sorting vectorization algorithms for effective implementation of the search subroutine for the median value within the current one are considered, and the filter with post-filtering decision-making to determine suitability for real-time tasks is modelled. As a result of the conducted studies the method of vectorized implementations of the filter with post-filtering decision-making suitable for processors with a set of SIMD ARM NEON, Intel SSE or AVX commands is proposed for the first time; the use of sorting networks as a median search algorithm for processors with vector extension is considered; for the first time the implementation of the filter by the described method for the ARM Cortex-A9 processor as a part of Intel SOC Cyclone® V SE 5CSEBA6U23I7NDK is constructed; the filter operation is modelled on ARM Cortex-A9. The processing speed of the 512x512 pixel image has been more than 500 frames per second. The FullHD halftone image processing speed has been more than 60 frames
Keywords
automation of image processing process; image filtering; post-filtering decisionmaking; sorting networks; image filter modelling
References
References in the process of publication